Abstract-This paper presents a monolithically-integrated, broadband, lumped-element, symmetrical-hybrid power divider centered at 20 GHz which was designed and fabricated to uniformly distribute power to arrays of Josephson junctions for superconducting voltage standards. This solution achieves a tenfold decrease in chip area, and a two-fold increase in bandwidth when compared to a standard distributed 180
I. INTRODUCTION
This work addresses the design, analysis, and testing of superconducting, microwave, integrated-circuit (IC), lumpedelement, symmetrical-hybrid (s-hybrid) power dividers for a National Institute of Standards and Technology (NIST) programmable Josephson voltage standard [1] . On-chip power division is needed to excite multiple arrays of many Josephson junctions (JJs) periodically loading coplanar waveguide (CPW) transmission lines in niobium (Nb) on a silicon (Si) substrate [2] . The goal of the current research is to utilize a monolithically integrated sixteen-way power divider to excite ∼250 000 junctions at 20 GHz producing a 10 V programmable Josephson voltage standard [3] .
The superconducting niobium used for the junctions enables broadband, lumped-element, power dividers with very low loss, compact size, and broad bandwidth compared to commercial and published dividers in CMOS and other technologies [4] - [6] . The authors' two-λ/4 section Wilkinson divider topology in [6] has the drawback of a 180
• delay requiring a balanced N-way topology with reduced amplitude and phase balance. In this work, a s-hybrid based divider is investigated to circumvent these issues at the cost of larger area and a shortcircuit DC path. Figure 1 is a micrograph showing a section of a fabricated divider test circuit with a design frequency of 20 GHz and bandwidth of 10 GHz. A micrograph of a portion of the broadband, eightway divider/attenuator/combiner configuration. Two binary levels of power division utilizing the 20 GHz lumped-element s-hybrid divider are shown. The light colored blue material is Nb, the darker purple material is the silicon substrate.
First, the design of a lumped-element s-hybrid divider unit cell is presented, including cryogenic measurement results from 10-30 GHz. Next, a three-level, binary divider utilizing these unit-cells was designed to meet the challenge of increasing the number of junction arrays under parallel microwave excitation on a chip. Cryogenic measurements are performed on the eight-way divider in a back-to-back divider/10 dB-attenuator/combiner configuration. This configuration preserves the desired matched-load, N-way divider in a two-port through test circuit suitable for insertion loss measurements.
II. PARISI S-HYBRID WITH PHASE INVERTER
A lumped-element Parisi hybrid can be synthesized by replacing the typical physical λ/4 sections of transmission line with lumped-element equivalent Π networks of ±λ/4 electrical length [7] . This lumped-element topology allows a 10-fold reduction in physical length. The availability of superconducting planar spiral inductors allows multiple lumped-element Π sections in a λ/4 equivalent broadband configuration [4] , [7] . The s-hybrid topology introduced in [8] improves the phase and amplitude balance of the divider by creating a five-port circuit with a central line of symmetry. The bandwidth of the circuit can be further improved by implementing the 180
• line section using a broadband CPW phase inverter. The broadband lumped-element s-hybrid power divider, shown in Fig. 2 (b) , exhibits approximately double the bandwidth compared to that of a distributed 180
• s-hybrid, shown in Fig. 2 (a), in one-tenth the area.
A. Design
The values for a canonical low-pass λ/4 Π network with series inductance, L s , and shunt capacitance, C p , frequency f 0 in hertz, and characteristic impedance Z 0 in ohms are given by [7] :
, and
To realize a broader bandwidth λ/4 equivalent segment, ex- pressions for multiple LC Π sections in a λ/4 line can be derived by solving the lumped element equivalent circuit for the desired phase shift response as in [7] . For a two LC Π section λ/4 equivalent line the L and C values are given by:
L and C values for a 70 Ω λ/4 section centered at 20 GHz, are given in Fig. 2 . These values are well within the range of impedance values realizable in the NIST IC process. The closed-form circuit models in Fig. 2 were optimized in Ansoft's Designer v3.5 1 circuit simulator using 3-D FEM circuit element models from Ansoft's HFSS v11 1 to correct for layout parasitics. Each superconducting niobium trace is modeled with a 3-D perfect electric conductor (PEC) in HFSS. The solid blue lines in the ground planes of the divider layout in Fig. 3 indicate the HFSS cell boundaries. The final layout was then verified with a complete HFSS simulation.
B. Layout and Fabrication
The NIST superconducting IC fabrication process layer stack is shown in Table I . Minimum line widths and spacings are 1 µm for all layers. This process generates resistors of ∼2 Ω/ , metal-insulator-metal (MIM) capacitors of Fig . 4 . Three-port divider to two-port network analysis conversion circuit with port 3 terminated on-chip.
∼0.1 fF/µm 2 , and under-passed spiral inductors in the range of 100-5000 pH. Lumped λ/4 sections with L 1 and C 1 integrated into Nb on silicon CPW with a center conductor width of 16 µm and gap of 8 µm can be realized in a 130 µm length of CPW, as compared to 1600 µm for a distributed λ/4 section at 20 GHz. Figure 3 shows a typical layout of a 20 GHz designfrequency broadband, lumped-element s-hybrid power divider with 50 Ω input and output impedances. Approximate dimensions of this lumped-element s-hybrid are 800 µm (0.13 λ) × 700 µm (0.11 λ), as compared with a standard distributed 180
• -hybrid at 20 GHz, which would be approximately 3000 µm in diameter. A two-port test circuit, shown in Fig. 4 with port 3 terminated on chip was fabricated in the NIST Boulder Quantum Fabrication Facility for unit-cell testing.
C. Testing
Measurements were performed with an Agilent 8722ES 1 vector network analyzer (VNA). Calibration was accomplished using on-chip Through-Reflect (short)-Line (1.5 mm) (TRL) standards with a band of 8-35 GHz at 4 K immersed in a liquid He ( r = 1.005) dewar. Table II shows a summary of divider test circuit measurement results. Figure 5 shows a comparison of HFSS simulations and measurements for the test circuit in Fig. 4 . The 15-22 GHz band is considered the band of interest for this design, allowing for ample tuning around the 20 GHz junction array design point. Average in-band values in Table II are computed as the base-10 logarithm of mean power: number of divisions scales easily in simulation, a 16-way or 32-way division for the PJVS could be easily implemented in a larger chip area.
In order to appropriately characterize a many-way divider, a test circuit is needed that preserves both the desired loading at the output, as well as the ability to measure insertion loss through the device. A simple back-to-back divider/combiner circuit has a fundamental flaw of terminating a divider circuit with its own complex output impedance, rather than the desired real 50 Ω load needed to obtain valid Sparameters. To solve this problem 10 dB attenuators are monolithically integrated between the divider circuit under test, and the combiner output circuit [6] . The entire eight-way divider/attenuator/combiner network is simulated in Designer using the hybrid simulation methodology discussed in Section II-A. A lithographically identical 10 dB attenuator was fabricated on the same wafer as the divider/attenuator/combiner to allow deembedding of the divider performance.
The eight-way divider/attenuator/combiner configuration test chip was evaluated in the same manner as the unitcell divider chips, discussed in Section II-C. Figure 6 compares measured and simulated results from the eight-way divider/attenuator/combiner configuration. Table II summarizes the measurement data from the divider/attenuator/combiner (D/A/C), and the 10 dB attenuator (10 dB attn). This divider/attenuator/combiner configuration is a useful measurement technique for characterization of many-port integrated devices.
Assuming the loss in the division is the same as the loss in the recombination, the average and maximum insertion loss through a single eight-way divider network, IL divider , can be computed as half of the total for the divider/combiner, IL total after subtracting the measured insertion loss of a matched, lithographically-identical, 10 dB attenuator on the same chip. The divider/attenuator/combiner measured data set shown in Fig. 6 and Table II has been calculated in this manner. The 1 dB maximum eight-way power divider loss is very small compared to the 3 dB cable loss incurred in the 1.2 m cryoprobe, or to any commercially available broadband divider solution in the 15-22 GHz band [6] .
IV. DISCUSSION AND CONCLUSIONS In this work, broadband, low-loss, compact, lumpedelement, many-way, s-hybrid power dividers were demonstrated using a NIST microfabrication process. The lumpedelement s-hybrid with a CPW phase inverter demonstrated here has double the bandwidth in one-tenth the area, and improved amplitude and phase balance bandwidth, when compared to a canonical distributed 180
• hybrid. This topology can be optimized for improved power handling and heat dissipation with two shunt resistors to ground, when compared to a Wilkinson based divider topology with one signal-to-signal resistor.
A back-to-back test configuration for many-way dividers with integrated 10 dB attenuators was utilized to present a 50 Ω load at the eight-way divider output while maintaining the ability to measure insertion loss through the device. This innovation allows for improved divider characterization at the cost of fabricating and measuring an additional 10 dB attenuator.
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